



Design Centre

Embedded Software and FPGA



Methodology - key to success

Bitvis provide customized design services for the electronics industry. We guarantee efficient project development with high quality and low risk through proven methodology, structured development and our own tools and verification libraries.



Strøket 3, 1383 Asker, Norway

www.bitvis.no info@bitvis.no +47 66 98 87 59

Development Services

The leading, independent, embedded software and FPGA design centre, in Norway.

We offer a broad range of development services:

- ▶ Feasibility study
- ▶ Specification
- ▶ Architecture
- ▶ Implementation
- ▶ Verification
- ▶ Test

Current markets

Telecom • Security • Defence • Offshore • Space • Imaging



PEOPLE



Espen Tallaksen



Espen Stenersen



Andre Firing



Sverre Vigander



Jonathan Edvard Bjerkedok



Steffen Forså



Daniel Blomkvist



Jørgen Krohn



Dag Sverre Skjelbreid



Michal Koziel



Tord Fauskanger



Herman Wintermark



Fredrik Stray



Trond Høgsaas



Andreas Tornes



William Braathen



KNOWLEDGE BASED SERVICES

- ▶ Methodology as a service
- ▶ Review as a service
- ▶ Sparring partner
- ▶ Best practice course

- Principal
- Senior
- Developer

TOOLS

In Bitvis, we are continuously improving our methodology, tools and IP to provide better services for our customers.

BITVIS UTILITY LIBRARY:

FREE - OPEN SOURCE

Bitvis utility library is a testbench infrastructure library and methodology for verifying FPGAs. This library provides fundamental support for logging, alert handling and result checking. Applying Bitvis utility library results in a faster testbench development and efficient debug support.



Bitvis Utility Library

UNIVERSAL VHDL VERIFICATION METHODOLOGY: **RELEASE Q2-15**

UVVM provides solutions to several of the most important FPGA verification challenges today. It also increases the probability of detecting corner case design bugs. The tool supports constrained random stimuli, coverage driven verification and efficient verification reuse.



UVVM

REGISTER WIZARD:

RELEASE Q2-15

Register Wizard generates code and documentation to be used in both FPGA and software development. This application generates: HDL files, software headers, testbenches, monitors, compile scripts and documentation from a single source.



Register Wizard